7 Commits (d9f17a90294a9bd8e0d20361a740da6e0673943c)

Author	SHA1	Message	Date
Clyne	d9f17a9029	use nucleo 3.3v vdda; add 2nd low-pass stage to input	1 year ago
Clyne	3f4738bd15	vdda buffer; vdda for pots; other fixes	1 year ago
Clyne	836b420aec	wip: schematic fixes based on testing	1 year ago
Clyne	834d719434	design finalized; publish pdfs	1 year ago
Clyne	12caf4acd4	pcb design finalization	1 year ago
Clyne	5d91869649	finalize pcb design; add layout file	1 year ago
Clyne	f440728644	initial commit ... * combine all source files into this monorepo * convert all third-party source packages into submodules * small fixes due to changes in latest third-part packages	1 year ago