You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
132 lines
3.6 KiB
ArmAsm
132 lines
3.6 KiB
ArmAsm
/*
|
|
ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio
|
|
|
|
Licensed under the Apache License, Version 2.0 (the "License");
|
|
you may not use this file except in compliance with the License.
|
|
You may obtain a copy of the License at
|
|
|
|
http://www.apache.org/licenses/LICENSE-2.0
|
|
|
|
Unless required by applicable law or agreed to in writing, software
|
|
distributed under the License is distributed on an "AS IS" BASIS,
|
|
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
See the License for the specific language governing permissions and
|
|
limitations under the License.
|
|
*/
|
|
|
|
/**
|
|
* @file ARMCMx/RVCT/cstartup.s
|
|
* @brief Generic RVCT Cortex-Mx startup file.
|
|
*
|
|
* @addtogroup ARMCMx_RVCT_STARTUP
|
|
* @{
|
|
*/
|
|
|
|
#if !defined(__DOXYGEN__)
|
|
|
|
;/* <<< Use Configuration Wizard in Context Menu >>> */
|
|
|
|
;// <h> Main Stack Configuration (IRQ Stack)
|
|
;// <o> Main Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
;// </h>
|
|
main_stack_size EQU 0x00000400
|
|
|
|
;// <h> Process Stack Configuration
|
|
;// <o> Process Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
;// </h>
|
|
proc_stack_size EQU 0x00000400
|
|
|
|
;// <h> C-runtime heap size
|
|
;// <o> C-runtime heap size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
;// </h>
|
|
heap_size EQU 0x00000400
|
|
|
|
AREA MSTACK, NOINIT, READWRITE, ALIGN=3
|
|
main_stack_mem SPACE main_stack_size
|
|
EXPORT __initial_msp
|
|
__initial_msp
|
|
|
|
AREA CSTACK, NOINIT, READWRITE, ALIGN=3
|
|
__main_thread_stack_base__
|
|
EXPORT __main_thread_stack_base__
|
|
proc_stack_mem SPACE proc_stack_size
|
|
EXPORT __initial_sp
|
|
__initial_sp
|
|
|
|
AREA HEAP, NOINIT, READWRITE, ALIGN=3
|
|
__heap_base
|
|
Heap_Mem SPACE heap_size
|
|
__heap_limit
|
|
|
|
CONTROL_MODE_PRIVILEGED EQU 0
|
|
CONTROL_MODE_UNPRIVILEGED EQU 1
|
|
CONTROL_USE_MSP EQU 0
|
|
CONTROL_USE_PSP EQU 2
|
|
|
|
PRESERVE8
|
|
THUMB
|
|
|
|
AREA |.text|, CODE, READONLY
|
|
|
|
/*
|
|
* Reset handler.
|
|
*/
|
|
IMPORT __main
|
|
EXPORT Reset_Handler
|
|
Reset_Handler PROC
|
|
cpsid i
|
|
ldr r0, =__initial_sp
|
|
msr PSP, r0
|
|
movs r0, #CONTROL_MODE_PRIVILEGED :OR: CONTROL_USE_PSP
|
|
msr CONTROL, r0
|
|
isb
|
|
bl __early_init
|
|
|
|
IF {CPU} = "Cortex-M4.fp.sp"
|
|
LDR R0, =0xE000ED88 ; Enable CP10,CP11
|
|
LDR R1, [R0]
|
|
ORR R1, R1, #(0xF << 20)
|
|
STR R1, [R0]
|
|
ENDIF
|
|
|
|
ldr r0, =__main
|
|
bx r0
|
|
ENDP
|
|
|
|
__early_init PROC
|
|
EXPORT __early_init [WEAK]
|
|
bx lr
|
|
ENDP
|
|
|
|
ALIGN
|
|
|
|
/*
|
|
* User Initial Stack & Heap.
|
|
*/
|
|
IF :DEF:__MICROLIB
|
|
|
|
EXPORT __initial_sp
|
|
EXPORT __heap_base
|
|
EXPORT __heap_limit
|
|
|
|
ELSE
|
|
|
|
IMPORT __use_two_region_memory
|
|
EXPORT __user_initial_stackheap
|
|
__user_initial_stackheap
|
|
ldr r0, =Heap_Mem
|
|
ldr r1, =(proc_stack_mem + proc_stack_size)
|
|
ldr r2, =(Heap_Mem + heap_size)
|
|
ldr r3, =proc_stack_mem
|
|
bx lr
|
|
|
|
ALIGN
|
|
|
|
ENDIF
|
|
|
|
END
|
|
|
|
#endif /* !defined(__DOXYGEN__) */
|
|
|
|
/**< @} */
|