1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
|
/**
* @file dac.cpp
* @brief Manages signal creation using the DAC.
*
* Copyright (C) 2021 Clyne Sullivan
*
* Distributed under the GNU GPL v3 or later. You should have received a copy of
* the GNU General Public License along with this program.
* If not, see <https://www.gnu.org/licenses/>.
*/
#include "dac.hpp"
#include "sclock.hpp"
DACDriver *DAC::m_driver[2] = {
&DACD1, &DACD2
};
const DACConfig DAC::m_config = {
.init = 2048,
.datamode = DAC_DHRM_12BIT_RIGHT,
.cr = 0
};
static int dacIsDone = -1;
static void dacEndCallback(DACDriver *dacd)
{
if (dacd == &DACD2)
dacIsDone = dacIsBufferComplete(dacd) ? 1 : 0;
}
const DACConversionGroup DAC::m_group_config = {
.num_channels = 1,
.end_cb = dacEndCallback,
.error_cb = nullptr,
#if defined(TARGET_PLATFORM_H7)
.trigger = 5 // TIM6_TRGO
#elif defined(TARGET_PLATFORM_L4)
.trigger = 0 // TIM6_TRGO
#endif
};
void DAC::begin()
{
palSetPadMode(GPIOA, 4, PAL_STM32_MODE_ANALOG);
palSetPadMode(GPIOA, 5, PAL_STM32_MODE_ANALOG);
dacStart(m_driver[0], &m_config);
dacStart(m_driver[1], &m_config);
}
void DAC::start(int channel, dacsample_t *buffer, size_t count)
{
if (channel >= 0 && channel < 2) {
if (channel == 1)
dacIsDone = -1;
dacStartConversion(m_driver[channel], &m_group_config, buffer, count);
SClock::start();
}
}
int DAC::sigGenWantsMore()
{
return dacIsDone;
}
void DAC::stop(int channel)
{
if (channel >= 0 && channel < 2) {
dacStopConversion(m_driver[channel]);
SClock::stop();
}
}
|
