aboutsummaryrefslogtreecommitdiffstats
path: root/src/kernel/init.c
blob: 48e18009cc1b04ed97bb6182851145ac5680f725 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
/**
 * @file init.c
 * Kernel initialization procedure
 *
 * Copyright (C) 2018 Clyne Sullivan
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <https://www.gnu.org/licenses/>.
 */

#include "clock.h"
#include "gpio.h"
#include "heap.h"
#include "serial.h"
#include "task.h"
#include "vfs.h"
#include <fs/initrd.h>
#include <arch/stm/stm32l476xx.h>

extern uint8_t __bss_end__;

extern void user_main(void);
void init_idle(void);

int main(void)
{
	asm("cpsid i");
	// disable cached writes for precise debug info
	//*((uint32_t *)0xE000E008) |= 2;

	// prepare flash latency for 80MHz operation
	FLASH->ACR &= ~(FLASH_ACR_LATENCY);
	FLASH->ACR |= FLASH_ACR_LATENCY_4WS;

	// init core components
	clock_init();
	heap_init(&__bss_end__);
	gpio_init();

	serial_init(9600);
	vfs_init();
	initrd_init();

	// enable FPU
	//SCB->CPACR |= (0xF << 20);

	task_init(init_idle, 512);
	while (1);
}

void init_idle(void)
{
	task_start(user_main, 4096);

	while (1)
		clock_delay(10);
}