|
|
@ -95,9 +95,9 @@ multiple conversions in a row, with channels arranged in order according to
|
|
|
|
the `SQR` registers.
|
|
|
|
the `SQR` registers.
|
|
|
|
|
|
|
|
|
|
|
|
We are doing a single conversion of a single channel, channel one. So, we
|
|
|
|
We are doing a single conversion of a single channel, channel one. So, we
|
|
|
|
write a `1` for the first sequence channel. By setting the register with an
|
|
|
|
write a `1` for the first sequence channel. By setting the whole register with
|
|
|
|
`=` instead of just setting bits, we clear the L field of the register to zero
|
|
|
|
`=`, we clear the L field of the register to zero; this sets the sequence length
|
|
|
|
which sets a sequence length of one.
|
|
|
|
to one.
|
|
|
|
|
|
|
|
|
|
|
|
```cpp
|
|
|
|
```cpp
|
|
|
|
ADC1->SQR1 = 1 << ADC_SQR1_SQ1_Pos;
|
|
|
|
ADC1->SQR1 = 1 << ADC_SQR1_SQ1_Pos;
|
|
|
|