You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
172 lines
6.2 KiB
C
172 lines
6.2 KiB
C
/*
|
|
ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio
|
|
|
|
Licensed under the Apache License, Version 2.0 (the "License");
|
|
you may not use this file except in compliance with the License.
|
|
You may obtain a copy of the License at
|
|
|
|
http://www.apache.org/licenses/LICENSE-2.0
|
|
|
|
Unless required by applicable law or agreed to in writing, software
|
|
distributed under the License is distributed on an "AS IS" BASIS,
|
|
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
See the License for the specific language governing permissions and
|
|
limitations under the License.
|
|
*/
|
|
|
|
#ifndef MCUCONF_H
|
|
#define MCUCONF_H
|
|
|
|
#define STM32_USB_CLOCK_ENABLED FALSE
|
|
|
|
/*
|
|
* STM32L0xx drivers configuration.
|
|
* The following settings override the default settings present in
|
|
* the various device driver implementation headers.
|
|
* Note that the settings for each driver only have effect if the whole
|
|
* driver is enabled in halconf.h.
|
|
*
|
|
* IRQ priorities:
|
|
* 3...0 Lowest...Highest.
|
|
*
|
|
* DMA priorities:
|
|
* 0...3 Lowest...Highest.
|
|
*/
|
|
|
|
#define STM32L0xx_MCUCONF
|
|
|
|
/*
|
|
* HAL driver system settings.
|
|
*/
|
|
#define STM32_NO_INIT FALSE
|
|
#define STM32_VOS STM32_VOS_1P2
|
|
#define STM32_PVD_ENABLE TRUE
|
|
#define STM32_PLS STM32_PLS_LEV4
|
|
#define STM32_HSI16_ENABLED TRUE
|
|
#define STM32_HSI16_DIVIDER_ENABLED FALSE
|
|
#define STM32_LSI_ENABLED TRUE
|
|
#define STM32_HSE_ENABLED FALSE
|
|
#define STM32_LSE_ENABLED FALSE
|
|
#define STM32_ADC_CLOCK_ENABLED TRUE
|
|
#define STM32_MSIRANGE STM32_MSIRANGE_4M
|
|
#define STM32_SW STM32_SW_MSI
|
|
#define STM32_PLLSRC STM32_PLLSRC_NONE
|
|
#define STM32_PLLMUL_VALUE 1
|
|
#define STM32_PLLDIV_VALUE 8
|
|
#define STM32_HPRE STM32_HPRE_DIV1
|
|
#define STM32_PPRE1 STM32_PPRE1_DIV1
|
|
#define STM32_PPRE2 STM32_PPRE2_DIV1
|
|
#define STM32_MCOSEL STM32_MCOSEL_NOCLOCK
|
|
#define STM32_MCOPRE STM32_MCOPRE_DIV1
|
|
#define STM32_RTCSEL STM32_RTCSEL_LSI // ~37kHz
|
|
#define STM32_RTCPRE STM32_RTCPRE_DIV2 // HSE only!
|
|
#define STM32_USART2SEL STM32_USART2SEL_APB
|
|
#define STM32_LPUART1SEL STM32_LPUART1SEL_APB
|
|
#define STM32_I2C1SEL STM32_I2C1SEL_APB
|
|
#define STM32_LPTIM1SEL STM32_LPTIM1SEL_APB
|
|
|
|
/*
|
|
* IRQ system settings.
|
|
*/
|
|
#define STM32_IRQ_EXTI0_1_PRIORITY 3
|
|
#define STM32_IRQ_EXTI2_3_PRIORITY 3
|
|
#define STM32_IRQ_EXTI4_15_PRIORITY 3
|
|
#define STM32_IRQ_EXTI16_PRIORITY 3
|
|
#define STM32_IRQ_EXTI17_20_PRIORITY 3
|
|
#define STM32_IRQ_EXTI21_22_PRIORITY 3
|
|
|
|
#define STM32_IRQ_USART2_PRIORITY 3
|
|
#define STM32_IRQ_LPUART1_PRIORITY 3
|
|
|
|
#define STM32_IRQ_TIM2_PRIORITY 1
|
|
#define STM32_IRQ_TIM21_PRIORITY 1
|
|
|
|
/*
|
|
* ADC driver system settings.
|
|
* Note, IRQ is shared with EXT channels 21 and 22.
|
|
*/
|
|
#define STM32_ADC_USE_ADC1 TRUE
|
|
#define STM32_ADC_ADC1_CKMODE STM32_ADC_CKMODE_ADCCLK
|
|
#define STM32_ADC_ADC1_DMA_PRIORITY 2
|
|
#define STM32_ADC_ADC1_DMA_IRQ_PRIORITY 2
|
|
#define STM32_ADC_ADC1_DMA_STREAM STM32_DMA_STREAM_ID(1, 1)
|
|
#define STM32_ADC_PRESCALER_VALUE 1
|
|
|
|
/*
|
|
* GPT driver system settings.
|
|
*/
|
|
#define STM32_GPT_USE_TIM2 FALSE
|
|
#define STM32_GPT_USE_TIM21 FALSE
|
|
|
|
/*
|
|
* I2C driver system settings.
|
|
*/
|
|
#define STM32_I2C_USE_I2C1 FALSE
|
|
#define STM32_I2C_USE_I2C2 FALSE
|
|
#define STM32_I2C_BUSY_TIMEOUT 50
|
|
#define STM32_I2C_I2C1_IRQ_PRIORITY 3
|
|
#define STM32_I2C_I2C2_IRQ_PRIORITY 3
|
|
#define STM32_I2C_USE_DMA TRUE
|
|
#define STM32_I2C_I2C1_DMA_PRIORITY 1
|
|
#define STM32_I2C_I2C2_DMA_PRIORITY 1
|
|
#define STM32_I2C_I2C1_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 3)
|
|
#define STM32_I2C_I2C1_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 2)
|
|
#define STM32_I2C_I2C2_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 5)
|
|
#define STM32_I2C_I2C2_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 4)
|
|
#define STM32_I2C_DMA_ERROR_HOOK(i2cp) osalSysHalt("DMA failure")
|
|
|
|
/*
|
|
* ICU driver system settings.
|
|
*/
|
|
#define STM32_ICU_USE_TIM2 FALSE
|
|
#define STM32_ICU_USE_TIM21 FALSE
|
|
|
|
/*
|
|
* PWM driver system settings.
|
|
*/
|
|
#define STM32_PWM_USE_TIM2 FALSE
|
|
#define STM32_PWM_USE_TIM21 FALSE
|
|
|
|
/*
|
|
* SERIAL driver system settings.
|
|
*/
|
|
#define STM32_SERIAL_USE_USART2 FALSE
|
|
#define STM32_SERIAL_USE_LPUART1 FALSE
|
|
|
|
/*
|
|
* SPI driver system settings.
|
|
*/
|
|
#define STM32_SPI_USE_SPI1 TRUE
|
|
#define STM32_SPI_USE_SPI2 FALSE
|
|
#define STM32_SPI_SPI1_DMA_PRIORITY 1
|
|
#define STM32_SPI_SPI2_DMA_PRIORITY 1
|
|
#define STM32_SPI_SPI1_IRQ_PRIORITY 1
|
|
#define STM32_SPI_SPI2_IRQ_PRIORITY 1
|
|
#define STM32_SPI_SPI1_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 2)
|
|
#define STM32_SPI_SPI1_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 3)
|
|
#define STM32_SPI_SPI2_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 4)
|
|
#define STM32_SPI_SPI2_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 5)
|
|
#define STM32_SPI_DMA_ERROR_HOOK(spip) osalSysHalt("DMA failure")
|
|
|
|
/*
|
|
* ST driver system settings.
|
|
*/
|
|
#define STM32_ST_IRQ_PRIORITY 2
|
|
#define STM32_ST_USE_TIMER 21
|
|
|
|
/*
|
|
* UART driver system settings.
|
|
*/
|
|
#define STM32_UART_USE_USART2 FALSE
|
|
#define STM32_UART_USART2_DMA_PRIORITY 0
|
|
#define STM32_UART_USART2_RX_DMA_STREAM STM32_DMA_STREAM_ID(1, 6)
|
|
#define STM32_UART_USART2_TX_DMA_STREAM STM32_DMA_STREAM_ID(1, 7)
|
|
#define STM32_UART_DMA_ERROR_HOOK(uartp) osalSysHalt("DMA failure")
|
|
|
|
/*
|
|
* WDG driver system settings.
|
|
*/
|
|
#define STM32_WDG_USE_IWDG FALSE
|
|
|
|
#endif /* MCUCONF_H */
|