Age | Commit message (Expand) | Author |
---|---|---|
2021-01-27 | sandboxed user algorithm | Clyne Sullivan |
2021-01-23 | increase signal buffers; fix oversample | Clyne Sullivan |
2021-01-23 | untested port cleanup; add sclock; up cpu to 480M | Clyne Sullivan |
2021-01-22 | upload initial port | Clyne Sullivan |
2020-11-08 | fixed sample rate setting | Clyne Sullivan |
2020-10-30 | keep target as L476; minimize RAM usage | Clyne Sullivan |
2020-10-22 | set sampling rate | Clyne Sullivan |
2020-10-20 | firmware can port to L432KC; gui: edit buffer size | Clyne Sullivan |
2020-10-20 | signal gen with dac channel 2 | Clyne Sullivan |
2020-10-17 | Sampling rate done. 96kS/s | Clyne Sullivan |
2020-10-16 | fixed sample rate issues; up to 88kS/s | Clyne Sullivan |
2020-08-29 | improved elf loading | Clyne Sullivan |
2020-08-22 | adc/dac passthrough | Clyne Sullivan |
2020-08-04 | reorganized code; added dac support | Clyne Sullivan |
2020-05-30 | added project files; need to organize code | Clyne Sullivan |